

Compal Confidential


NCL20 ULV M/B Schematics Document

Intel Penryn Processor with Cantiga SFF + DDRIII + ICH9M SFF

2009-10-08

REV: 0.4

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/27	Deciphered Date	2010/01/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Size Custom	Rev 0.1
Date: Tuesday, November 10, 2009		Sheet 1 of 41			



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+1.05VS	1.05V switched power rail	ON	OFF	OFF
		ON	OFF	OFF
+1.5V	1.5V power rail for DDR	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+0.75V	0.75V switched power rail for DDR terminator	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
--------	--------	-----------	------------

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b	ADI ADT7421	1001 100X b

EC SM Bus2 address

ICH9M SMBUS Address

Device	HEX	Address
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0 0
DDR SO-DIMM 1	A4	1 0 1 0 0 1 0 0
CLOCK GENERATOR (ICS9LPRS387, SLG8SP556V)	D2	1 1 0 1 0 0 1 0



DA80000GO00

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure

PCIe table

PCIe port1	3G Card
PCIe port2	Wireless Card
PCIe port3	GLAN
PCIe port4	
PCIe port5	
PCIe port6	




SATA table


SATA port0	HDD
SATA port1	ODD
SATA port2	
SATA port3	
SATA port4	
SATA port5	

USB table

EHCI1	UHCI1	Port0	MB USB Conn1.
		Port1	MB USB Conn2.
	UHCI2	Port2	sub board
		Port3	WLAN
EHCI2	UHCI3	Port4	Card Reader
		Port5	3G
	UHCI4	Port6	BT
		Port7	CMOS Camera
	UHCI5	Port8	
		Port9	
	UHCI6	Port10	
		Port11	

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/02/27	Deciphered Date	2010/01/21	Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 0.1
				Date:	Tuesday, October 20, 2009	Sheet 3 of 41








CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0
266	0	0	0

Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal.


COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils.



Security Classification	Compal Secret Data			Compal Electronics, Inc. Penryn(2/3)-AGTL+/ITP-XDP			
Issued Date	2009/02/27	Deciphered Date	2009/02/20	Title	Penryn(2/3)-AGTL+/ITP-XDP NCL20 M/B LA-5631P Schematic		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
					NCL20 M/B LA-5631P Schematic	0.1	
				Date:	Tuesday, October 20, 2009	Sheet	5 of 41

U1F
PENRYN SFF_UFCBGA956

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/02/27	Deciphered Date	2009/02/20	Penryn(3/3)-Power Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					NCL20 M/B LA-5631P Schematic	0.1
				Date:	Tuesday, October 20, 2009	Sheet 6 of 41




layout note:
Route H_SCOMP and H_SCOMP# with trace width, spacing and impedance (55 ohm) same as FSB data traces

layout note:
Place them close to U4 pin BC51.

Layout Note:
H_RCOMP / H_VREF / H_SWNG
trace width and spacing is 10/20



Layout Note: V_DDR_MCH_REF trace width and spacing is 20/20.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2009/02/27	Deciphered Date	2009/02/20	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				Cantiga(1/6)-AGTL/DMI/DDR	
Size		Document Number		Rev	
Custom		NCL20 M/B LA-5631P Schematic		0.1	
Date:		Tuesday, October 20, 2009		Sheet 8 of 41	




Strap Pin Table

CFG[2:0] FSB Freq select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG[4:3]	Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	0 = The iTPM Host Interface is enable 1 = The iTPM Host Interface is disable *
CFG7 (Intel Management Engine Crypto strap)	0 =(TLS)chiper suite with no confidentiality 1 =(TLS)chiper suite with confidentiality *
CFG8	Reserved
CFG9 (PCIe Graphics Lane Reversal)	0 = Reverse Lane,15->0, 14->1 1 = Normal Operation,Lane Number in order *
CFG10 (PCIe Lookback enable)	0 = Enable 1 = Disable *
CFG11	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation(Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
CFG19 (DMI Lane Reversal)	0 = Normal Operation * (Lane number in Order) 1 = Reverse Lane
CFG20 (PCIe/SDVO concurrent)	0 = Only PCIe or SDVO is operational. * 1 = PCIe/SDVO are operating simu.




Security Classification		Compal Secret Data		Title	
Issued Date	2009/02/27	Deciphered Date	2009/02/20	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cantiga(3/6)-VGA/LVDS/TV	
Size	Custom	Document Number	NCL20 M/B LA-5631P Schematic	Rev	0.1
Date:	Tuesday, October 20, 2009	Sheet	10	of	41




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/27	Deciphered Date	2009/02/20	Title	Cantiga(4/6)-PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	NAV30 M/B LA-5451P Schematic
				Date	Tuesday, October 20, 2009
				Sheet	11 of 41
				Rev	0.1

Extrenal Graphic: 1210.34mA
integrated Graphic: 1930.4mA




CANTIGA GMCH SFF_FCBGA1363





PAD T43 AG13 VCC_AGX_SENSE
PAD T44 AE13 VSS_AGX_SENSE

CANTIGA GMCH SFF_FCBGA1363



Security Classification		Compal Secret Data		Title	
Issued Date	2009/02/27	Deciphered Date	2009/02/20	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cantiga(5/6)-PWR/GND	
Size		Document Number		Rev	
Custom		NCL20 M/B LA-5631P Schematic		0.1	
Date:		Tuesday, October 20, 2009		Sheet 12 of 41	






Security Classification	Compal Secret Data		Title	
Issued Date	2009/02/27	Deciphered Date	2009/02/20	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR DISCLOSED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number NCL20 M/B LA-5631P Schematic
				Rev 0.1
				Date: Tuesday, October 20, 2009
				Sheet 13 of 41

FSLC CLKSEL2	FSLB CLKSEL1	FSLA CLKSEL0	CPU MHz	SRC MHz	PCI MHz
0	0	0	266	100	33.3
0	1	0	200	100	33.3
0	1	1	166	100	33.3

Table : ICS9LPRS387





CLK_REQ#	Control	Free-Run
CR#_10(WLAN)	PCIEX10	PCIEX0
CR#_6(MCH)	PCIEX6	PCIEX1
CR#_4(NEW CARD)	PCIEX4	
CR#_9(MINI CARDII)	PCIEX9	

SRC7(VGA_CLK): Discrete VGA[Enable] UMA[Disable]




Clock Generator



Security Classification		Compal Secret Data		Title	
Issued Date	2009/02/27	Deciphered Date	2010/01/21	Clock Generator (CK505)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	0.1
				Date	Sheet
				Tuesday, October 20, 2009	16 of 41




A16 swap override Strap	
PCI_GNT3#	Low= A16 swap override Enble High= Default *





Boot BIOS Strap		
PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *























ICH_RSVD	HDA_SDOUT_CODEC	Description
0	0	RV
0	1	XOR
1	0	Normal (D)
1	1	PCIE Bit





ICH_RSVD	HDA_SDOUT_CODEC	Description
0	0	RV
0	1	XOR
1	0	Normal (D)
1	1	PCIE Bit





ICH_RSVD	HDA_SDOUT_CODEC	Description
0	0	RV
0	1	XOR
1	0	Normal (D)
1	1	PCIE Bit







ICH_RSVD	HDA_SDOUT_CODEC	Description
0	0	RV
0	1	XOR
1	0	Normal (D)
1	1	PCIE Bit














Add it for ODD button.072109.

LCD POWER CIRCUIT



LVDS and USB CAM connector





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/02/27				Title			
				Deciphered Date				2010/01/21			
								LVDS Connector			
								Size Document Number			
								Custom NCL20 M/B LA-5631P Schematic			
								Date: Tuesday, October 20, 2009			
								Sheet 22 of 41			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Rev 0.1



NOTE: L: A-->B1
H: A-->B2

Place closed to chipset







Place close to JCRT1

CRT PORT






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/09/29	Deciphered Date	2007/09/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				NCL20 M/B LA-5631P Schematic	
				Date:	Rev
				Tuesday, October 20, 2009	0.1
				Sheet	23 of 41



close to IC VCC (+3VS) pins (one Pin one Capacitor)






NU it for vender's suggestion 091509.




EQ_1	EQ_0	Equalization
0	0	12dB
0	1	9dB
1	0	6dB
1	1	3dB





PC_2	PC_1	PC_0	Swing	Pre-amp	Slew-rate	
0	0	0	450	0	0	
0	0	1	420	0	-3dB	Shortest trace
0	1	0	450	0	-3dB	Shortest trace
0	1	1	460	0	-4dB	
1	0	0	340	0	0	
1	0	1	400	2dB	0	Longest trace
1	1	0	400	2dB	0	Longest trace
1	1	1	420	0	0	







Int. Speaker Conn.





LINE Out/Headphone Out




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2009/02/27		Deciphered Date		2010/01/21		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Amplifier & Audio Jack					
						Size	Document Number			Rev	
						B	NCL20 M/B LA-5631P Schematic			0.1	
						Date: Wednesday, October 21, 2009					Sheet 26 of 41


Power Button Logic





For EMI to add it.091109.




Lid Switch
(Hall Effect Switch)





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/22	Deciphered Date	2009/11/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR ON/OFF & Screw Hole	
Size	Custom	Document Number	NCL20 M/B LA-5631P Schematic	Rev	0.1
Date:	Tuesday, October 20, 2009	Sheet	27	of	41









USB CONN.



USB CONN.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/27	Deciphered Date	2010/01/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				NCL20 M/B LA-5631P Schematic	
				Date: Tuesday, October 20, 2009	Rev 0.1
				Sheet 28	of 41




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/02/27	Deciphered Date	2010/01/21	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BIOS, I/O Port & K/B Connector		
Size	B	Document Number	NC120 M/B LA-5631P Schematic	Rev	0.1	
Date:	Tuesday, October 20, 2009	Sheet	30	of	41	


+5VALW TO +5VS




+3VALW TO +3VS



+1.5V to +1.5VS Transfer




add it.070709






modify it.071109



Discharge circuit





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/27	Deciphered Date	2010/01/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
Size B	Document Number	NCL20 M/B LA-5631P Schematic		Rev	0.1
Date:	Tuesday, October 20, 2009	Sheet	31	of	41




Vin Detector			
	Min.	Typ	Max.
H-->L	16.976V	17.525V	17.728V
L-->H	17.430V	17.901V	18.384V




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DCIN & DETECTOR	
Size	Document Number	NCL20 M/B LA-5631P Schematic		Rev	0.1
Date:	Tuesday, October 20, 2009	Sheet	32	of	41




PH1 under CPU botten side :
CPU thermal protection at 92 degree C
Recovery at 56 degree C



PH2 near main Battery CONN :
BAT. thermal protection at 92 degree C
Recovery at 56 degree C




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custpm	NCL20 M/B LA-5631P Schematic
				Date:	Tuesday, October 20, 2009
				Sheet	33 of 41




+3.3VALWP Ipeak=4.687A ; Imax=3.281A
Choke DCRmax=40m ohm
Rds(on)=17.9m ohm(max) ; Rds(on)=14.5m ohm(typical)
Vlimit=(5E-06 * 200K)/10=100mV
Ilimit=100mV/17.9m ~100mV/14.5m
=5.58A ~ 6.89A
Iocp=Ilimit+Delta I/2
=6.54A ~ 6.659A
Delta I=1.933A (Freq=300KHz)

+5VALWP Ipeak=5.58A ; Imax=3.906A
Choke DCRmax=40m ohm
Rds(on)=17.9m ohm(max) ; Rds(on)=14.5m ohm(typical)
Vlimit=(5E-06 * 200K)/10=100mV
Ilimit=100mV/17.9m ~ 100mV/14.5m
=5.58A ~ 6.89A
Iocp=Ilimit+Delta I/2
=6.559A ~ 7.869A
Delta I=1.959A (Freq=400KHz)

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2007/09/20		Deciphered Date		2008/09/20		Title	
										+5VALWP/+3VALWP	
										NCL20 M/B LA-5631P Schematic	
										Rev 1	
										Date: Tuesday, October 20, 2009	
										Sheet 34 of 41	






<Vo=1.05V> VFB=0.75V
 $V_o = V_{FB} * (1 + PR_{113} / PR_{114}) = 0.75 * (1 + 8.2K / 20.5K) = 1.05V$
 $F_{sw} = 261KHz$


$C_{out} ESR = 15m\ ohm$ $R_{dson(max)} = 17.9m$ $R_{dson(min)} = 14.5m$
 $I_{peak} = 5A$, $I_{max} = 5A$, $I_{ocp} = 6A$
 $\Delta I = ((19 - 1.05) * (1.05 / 19)) / (L * F_{sw}) = 1.72A$
 $\Rightarrow 1/2 \Delta I = 0.86A$
 $V_{trip} = R_{trip} * I_{0uA} = 12K * 10uA = 0.12V$
 $I_{ocpmin} = V_{trip} / R_{dsonmax} * 1.2 + 0.86$
 $= 0.12 / (0.0179 * 1.2) + 0.86 = 6.446A$
 $I_{ocpmax} = (0.12 / (0.0145 * 1.2)) + 0.86A = 7.756A$
 $I_{ocp} = 6.446A \sim 7.756A$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VP / +VCCPP	
Size	Custom	Document Number	NCL20 M/B LA-5631P Schematic		Rev 0.1
Date:	Tuesday, October 20, 2009	Sheet	36	of	41




$<V_o=1.5V>$ $V_{FB}=0.75V$
 $V_o = V_{FB} * (1 + PR91 / PR92) = 0.75 * (1 + 28.7K / 20.5K) = 1.53V$
 $F_{sw} = 262KHz$
 $C_{out} ESR = 15m\ ohm$ $R_{dson(max)} = 17.9m$ $R_{dson(typ)} = 14.5m$
 $I_{peak} = 4.5A$, $I_{max} = 3.15A$, $I_{ocp} = 5.4A$
 $\Delta I = ((19 - 1.5) * (1.5 / 19)) / (L * F_{sw}) = 2.397A$
 $\Rightarrow 1/2 \Delta I = 1.199A$
 $V_{trip} = R_{trip} * I_{ocp} = 14K * 10uA = 0.140V$
 $I_{ocpmin} = V_{trip} / R_{dsonmax} * 1.2 + 1.199$
 $= 0.140 / (0.0179 * 1.2) + 1.199 = 7.717A$
 $I_{ocpmax} = (0.140 / (0.0145 * 1.2)) + 1.199A = 9.245A$
 $I_{ocp} = 7.717A - 9.245A$

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2007/09/20	Deciphered Date		2008/09/20	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				+1.5VP		
				Size	Document Number	
Custom		NCL20 M/B LA-5631P Schematic ¹		Rev		
Date:		Tuesday, October 20, 2009		Sheet 37 of 41		




Ipeak=1A, Imax=0.7A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+0.75VSP	
				Size	Document Number
				Custom	NCL20 M/B LA-5631P Schematic ¹
Date:		Tuesday, October 20, 2009		Sheet	38 of 41



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2007/09/20		Deciphered Date	
				2008/09/20	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title		GFX	
		Size		Document Number	
				NCL20 M/B LA-5631P Schematic	
		Date:		Tuesday, October 20, 2009	
		Sheet		39 of 41	



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2007/09/20		Title			
		Deciphered Date		+CPU_CORE			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number		
				C	NCL20 M/B LA-5631P Schematic		
				Date:	Tuesday, October 20, 2009		
				Sheet	40 of 41		

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Change PR121 to 18K	modify 1.5VP OCP to 12A	0.2	44	Change PR121 to 18K	08/23	EVT2
2	Change GFXVCCP OCP	Change GFXVCCP OCP to 9.1A	0.2	46	Change PR147 PR155 PH3 PR157 PR159 PC124	08/23	EVT2
3	Improve VCCP Efficiency	Decrease L/S DCR value to 11m ohm	0.3	43	Change PQ28 from IRE3707 to AON7702L	09/16	DVT
4	Change VCCP OCP	Change VCCP OCP to 6.8A~8.4A	0.3	43	Change PR112 from 12K to 10K	09/16	DVT
5	Delete 0.75V enable signal	Delete 0.75V enable signal(reserve)	0.3	45	Delete PR131	09/16	DVT
6	Change GFXVCCP OCP	Change GFXVCCP OCP to 9.1A	0.3	46	Change PR147 PR155 PH3 PR157 PR159 PC124	09/16	DVT
7	Change PR121 to 15K	modify 1.5VP OCP to 10A	0.3	44	Change PR121 to 15K	09/16	DVT
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							